

CLAIMS

1 1. A method of fabricating a flash memory device including an array of split gate cells,
2 comprising the steps of:
3 providing a silicon substrate having a top surface;
4 implanting ions into a predefined area of said substrate to form a common source region
5 of said substrate;
6 forming at least one floating gate over said substrate, each said floating gate being
7 associated with one of the cells and having a portion which overlies a portion of said common
8 source region, the overlying portion of each floating gate providing for a high coupling ratio for
9 the associated flash cell;
10 forming a select gate over at least a portion of each said floating gate; and
11 forming a drain region associated with each said cell.

1 2. A method of fabricating a flash memory device as recited in claim 1, wherein said step of
2 implanting a common source region on said substrate includes the steps of:
3 patterning a photoresist disposed over said substrate to substantially define said
4 predefined area at which the common source region is to be formed;
5 implanting said ions into said substrate to form said common source region of said
6 substrate using said patterned photoresist as an implant mask; and
7 removing said patterned photoresist.

1 3. A method of fabricating a flash memory device as recited in claim 2, wherein said ions
2 include arsenic ions.

1 4. A method of fabricating a flash memory device as recited in claim 1, wherein said step of
2 implanting ions into a region of said substrate includes the steps of:
3 forming a sacrificial oxide layer over said top surface of said substrate;
4 patterning a photoresist disposed over said substrate to substantially define said
5 predefined area at which the common source region is to be formed;
6 implanting said ions into said substrate to form said common source region of said
7 substrate using said patterned photoresist as an implant mask; and

8 removing said patterned photoresist and said sacrificial oxide layer.

1 5. A method of fabricating a flash memory device as recited in claim 1, wherein said step of
2 forming at least one floating gate over said substrate includes the steps of:

3 forming a tunneling oxide layer over the exposed top surface of said substrate;

4 depositing a first polysilicon layer over said tunneling oxide layer;

5 depositing a nitride masking layer over said first polysilicon layer;

6 patterning and etching said nitride masking layer to expose at least one first portion and
7 at least one second portion of said first polysilicon layer, said first and second exposed portions
8 substantially defining first and second floating gate regions;

9 forming a floating gate oxide layer over said first and second exposed portions of said
10 first polysilicon layer;

11 removing said nitride masking layer;

12 etching said first polysilicon layer and said tunneling oxide layer using said floating gate
13 oxide layer as a mask leaving remaining portions of said first polysilicon layer and said tunneling
14 oxide layer disposed beneath said floating gate oxide layer, and exposing a portion of said
15 substrate, each said remaining portion of said first polysilicon layer forming one of said floating
16 gates associated with said cell and having side walls and also having a portion which overlies a
17 portion of said common source region there by providing a high coupling ratio for an associated
18 cell.

1 6. A method of fabricating a flash memory device as recited in claim 5, wherein said step of
2 forming at least one select gate over at least a portion of said floating gate includes the steps of:

3 forming an insulating layer over said exposed portion of said substrate, over said floating
4 gate oxide layer, and over said floating gates;

5 forming a second polysilicon layer over said insulating layer;

6 forming a conductive layer over said second polysilicon layer; and

7 removing portions of said conductive layer, said second polysilicon layer, and said
8 insulating layer to form a plurality of select gates each having a portion overlying a portion of an
9 associated one of said floating gates.

1 7. A method of fabricating a flash memory device as recited in claim 6, wherein said step of
2 forming an insulating layer over said exposed portion of said substrate, over said floating gate
3 oxide layer, and over said floating gates includes the steps of:

4 forming a first gate oxide layer over said exposed portion of said substrate, over said
5 floating gate oxide layer, and over said floating gates;

6 forming a nitride layer over said first oxide layer;

7 performing an etching process to remove a portion of said nitride layer and leaving
8 nitride spacers adjacent said side walls of each of said floating gates; and

9 forming a second gate oxide layer over said first oxide layer, over said nitride spacers and
10 over said floating gate oxide layer.

1 8. A method of fabricating a flash memory device as recited in claim 6, wherein said conductive
2 layer includes tungsten.

1 9. A method of fabricating a flash memory device as recited in claim 1, wherein said ions
2 includes Boron ions.

1 10. A method of fabricating a flash memory device as recited in claim 6, wherein said step of
2 forming a drain region associated with each cell includes the step of:

3 patterning and etching said conductive layer and portions of said substrate to substantially
4 define the boundaries of at least one drain area of said substrate; and

5 implanting ions into said drain area of said substrate to form at least one drain region.

1 11. A method of fabricating a flash memory device as recited in claim 4, wherein said step of
2 implanting said ions into said substrate to form said common source region of said substrate
3 using said patterned photoresist as an implant mask includes:

4 implanting arsenic ions to provide a dopant density in the range of $1 \times 10^{14}/\text{cm}^2$ to $5 \times$
5 $10^{14}/\text{cm}^2$ and at an energy range of 80 to 150 KeV.

1 12. A method of fabricating a flash memory device as recited in claim 5, wherein said step of
2 depositing a first polysilicon layer over said tunneling oxide layer includes:

3 depositing said first polysilicon layer at a temperature of approximately 620 degrees C in
4 order to form said first polysilicon layer having a thickness in the range of 500 to 2500
5 angstroms.

1 13. A method of fabricating a flash memory device as recited in claim 12, wherein said first
2 polysilicon layer includes SiH₄.

1 14. A method of fabricating a flash memory device having a high coupling ratio, comprising the
2 steps of:

3 providing a silicon substrate having a top surface;
4 forming a sacrificial oxide layer over said top surface of said substrate;
5 patterning a photoresist layer disposed over said sacrificial oxide layer to substantially
6 define a source region of the substrate;
7 implanting first ions into said substrate to form a common source region of said substrate
8 using the patterned photoresist layer as an implant mask;
9 removing said patterned photoresist layer and said sacrificial oxide layer to expose said
10 top surface of said substrate;
11 forming a tunneling oxide layer over the exposed top surface of said substrate;
12 depositing a first polysilicon layer over said tunneling oxide layer;
13 depositing a nitride masking layer over said first polysilicon layer;
14 patterning and etching said nitride masking layer to expose at least one first portion and
15 at least one second portion of said first polysilicon layer, said first and second exposed portions
16 substantially defining first and second floating gate regions;
17 forming a floating gate oxide layer over said first and second exposed portions of said
18 first polysilicon layer;
19 removing said nitride masking layer;
20 etching said first polysilicon layer and said tunneling oxide layer using said floating gate
21 oxide layer as a mask leaving remaining portions of said first polysilicon layer and said tunneling
22 oxide layer disposed beneath said floating gate oxide layer, and exposing a portion of said
23 substrate, each said remaining portion of said first polysilicon layer forming a floating gate

24 associated with a cell and having side walls and also having a portion which overlies a portion of
25 said common source region there by providing a high coupling ratio for an associated cell;
26 forming a first gate oxide layer over said exposed portion of said substrate, over said
27 floating gate oxide layer, and over said floating gates;
28 forming a nitride layer over said first oxide layer;
29 performing an etching process to remove a portion of said nitride layer and leaving
30 nitride spacers adjacent said side walls of each of said floating gates;
31 forming a second gate oxide layer over said first oxide layer, over said nitride spacers and
32 over said floating gate oxide layer
33 forming a second polysilicon layer over said second gate oxide layer;
34 forming a conductive layer over said second polysilicon layer;
35 removing portions of said conductive layer, said second polysilicon layer, said second
36 gate oxide layer, said nitride spacers and said first gate oxide layer to form a plurality of select
37 gates each having a portion overlying a portion of an associated one of said floating gates; and
38 patterning and etching said conductive layer to expose portions of said substrate to
39 substantially define the boundaries of at least one drain area of said substrate; and
40 implanting second ions into said drain area of said substrate to form at least one drain
41 region.

1 15. A method of fabricating a flash memory device having a high coupling ratio as recited in
2 claim 14, further including the step of:

3 implanting additional ions into portions of said substrate defined by said first and second
4 floating gate regions, in order to adjust the threshold voltage of the flash memory cells.

1 16. A method of fabricating a flash memory device as recited in claim 15, wherein said first ions
2 include N-type ions and said additional ions include P-type ions, whereby threshold voltages of
3 the flash memory cells are adjusted.

1 17. A flash memory device having a high coupling ration formed in accordance with a process,
2 comprising the steps of:

3 providing a silicon substrate having a top surface;

4 implanting ions into a predefined area of said substrate to form a common source region
5 of said substrate;

6 forming at least one floating gate over said substrate, each said floating gate being
7 associated with one of the cells and having a portion which overlies a portion of said common
8 source region, the overlying portion of each floating gate providing for a high coupling ratio for
9 the associated flash cell;

10 forming a select gate over at least a portion of each said floating gate; and

11 forming a drain region associated with each said cell..

1 18. A flash memory device having a high coupling ration as recited in claim 17, formed in
2 accordance with a process, including the step of:

3 implanting additional ions into portions of said substrate defined by said first and second
4 floating gate regions, in order to adjust the threshold voltage of the flash memory cells.

1 19. A flash memory device having a high coupling ration as recited in claim 17, formed in
2 accordance with a process, including the steps of:

3 patterning a photoresist disposed over said substrate to substantially define said
4 predefined area at which the common source region is to be formed;

5 implanting said ions into said substrate to form said common source region of said
6 substrate using said patterned photoresist as an implant mask; and

7 removing said patterned photoresist.

1 20. A flash memory device having a high coupling ration as recited in claim 17, formed in
2 accordance with a process, including the steps of:

3 forming a tunneling oxide layer over the exposed top surface of said substrate;

4 depositing a first polysilicon layer over said tunneling oxide layer;

5 depositing a nitride masking layer over said first polysilicon layer;

6 patterning and etching said nitride masking layer to expose at least one first portion and
7 at least one second portion of said first polysilicon layer, said first and second exposed portions
8 substantially defining first and second floating gate regions;

9 forming a floating gate oxide layer over said first and second exposed portions of said
10 first polysilicon layer;
11 removing said nitride masking layer;
12 etching said first polysilicon layer and said tunneling oxide layer using said floating gate
13 oxide layer as a mask leaving remaining portions of said first polysilicon layer and said tunneling
14 oxide layer disposed beneath said floating gate oxide layer, and exposing a portion of said
15 substrate, each said remaining portion of said first polysilicon layer forming one of said floating
16 gates associated with said cell and having side walls and also having a portion which overlies a
17 portion of said common source region there by providing a high coupling ratio for an associated
18 cell.